Normal view MARC view ISBD view

Routing congestion in VLSI circuits : estimation and optimization /

Saxena, Prashant.

Routing congestion in VLSI circuits : estimation and optimization / Prashant Saxena, Rupesh S. Shelar, Sachin S. Sapatnekar. - New York : Springer, c2007. - xiv, 248 p. : ill. ;

Includes bibliographical references and index.

ISBN: 9780387300375 (cased) 0387300376 (cased) 9780387485508 (eISBN) 0387485503 (eISBN)

Subjects--Topical Terms:
Integrated circuits
Routing (Computer network management)

Dewey Class. No.: 621.395 / PRA

Place hold
Print
Add to your cart (remove)
Send to device
Save record
BIBTEX Dublin Core MARCXML MARC (non-Unicode/MARC-8) MARC (Unicode/UTF-8) MARC (Unicode/UTF-8, Standard) MODS (XML) RIS ISBD
More searches

Search for this title in:
Other Libraries (WorldCat) Other Databases (Google Scholar) Online Stores (Bookfinder.com) Open Library (openlibrary.org)